REMARKS

Claims 36-39 were presented for examination and have been amended. Claims 36-39 are presently pending before the Examiner. Further examination and reconsideration are respectfully requested in view of the amendments and remarks made in this Response.

The Examiner required that a new title, clearly indicative of the claimed invention, be supplied.

Accordingly, the title has been amended to clearly indicate the invention to which the claims are directed.

The Examiner indicated that the current status of the cross-referenced patent applications should be added to the specification. Accordingly, the specification has been amended to indicate the current status of the cross-referenced patent applications.

Claims 36 and 38-39

Claims 36 and 38-39 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Margulis *et al.* (U.S. Patent 4,581,990; hereinafter "Margulis") in view of Johnson *et al.* (U.S. Patent 4,581,990; hereinafter "Johnson") or Manning (U.S. Patent 5,610,864; hereinafter "Manning").

Margulis shows a selection between a burst mode and a page mode for an asynchronous DRAM. (See, Margulis, figures 1 and 2.) The Examiner states, and Applicants agree, that Margulis does not specifically disclose a pipelined mode.

The Examiner contends that Johnson discloses the concept of selecting between a burst mode and a pipelined mode of operation, referring to Johnson at figures 5 and 6, and at column 10, lines 48-49. Applicants respectfully traverse this contention.

Johnson discloses a RISC processor 101 connected to a data store 103 via shared address bus 111 and data bus 120. (See, Johnson, FIG. 1.) The "interface," provided by three separate buses (see, Johnson, col.2, lines 38-46), is synchronous (see, Johnson, col.8, lines 28-31). In Johnson, an inquiry is made to determine if a memory supports a burst mode or a pipelined mode. (See, Johnson, col. 10, lines 48-65.)

It is Applicants' position that Johnson does not describe or show a memory having both burst and pipelined modes; rather, Johnson describes that an inquiry is to be made to determine which type of memory architecture is used, namely, burst or pipelined.

The Examiner contends that Manning discloses mode circuitry configured to select between two modes, referring to Manning at figure 1, column 5, lines 41-50, and column 6, lines 14-16. Manning discloses an asynchronous DRAM having dual modes of operation, namely, burst and EDO page mode (Manning, col. 6, lines 22-26); standard fast page mode and burst mode (Manning, col. 7, lines 43-48); and fast page mode, EDO page mode, static column mode and burst operation (Manning, col. 7, lines 49-54).

Though Manning does discuss pipelined architectures (see, Manning, col.5, lines 43-50), Manning does not describe or show a memory having both a pipelined architecture and a burst architecture.

By way of example and not limitation, Claim 36, as amended, recites in relevant part: "...selecting between a burst mode and a pipelined mode of operation of the asynchronously-accessible dynamic random access memory..." Claim 36 recites an asynchronously-accessible DRAM having both burst and pipelined modes of operation. Margulis and Johnson or Manning take singly or in any combination do not describe or show an asynchronously-accessible DRAM having both burst and pipelined modes of operation.

Furthermore, it is Applicants' position that Johnson does not describe an asynchronous operating environment. In each timing diagram in Johnson, a system clock signal ("SYS CLK" or "SYSCLK") is shown along with the *IRDY signal and the *IRDY signal is synchronized to the SYSCLK signal. The asynchronously-accessible memory of Margulis is a distinctly different system than the synchronous memory interface of Johnson. Accordingly, it is Applicants' position that there is no suggestion to combine Margulis and Johnson, and that the combination of Margulis and Johnson is improper hindsight reconstruction in view of the present invention.

For each of the above independent reasons, it is respectfully submitted that independent Claim 36 is not rendered obvious by the combination of Margulis with Johnson or Manning. Accordingly, it is respectfully submitted that Claim 36 is allowable over the cited art. Claims 38 and 39 are dependent on an allowable base claim, and thus are likewise allowable.

Claim 37

Claim 37 was rejected under 35 U.S.C. § 103(a) as being unpatentable over Margulis in view of Johnson *et al.* or Manning and further in view of the "1995 DRAM Data Book " of Micron Technology, Inc. at pages 4-1 to 4-42. The aforementioned remarks with respect to Claims 36 and 38-39 are hereby incorporated by reference with respect to the rejection of Claim 37. Accordingly, Claim 37 is dependent on an allowable base claim, and thus is likewise allowable.

It is believe that Claims 36-39 are allowable over the cited reference for the above-stated reasons. As it is believed that the application is in condition for allowance, such allowance is earnestly solicited.

Respectfully submitted,

W. Eric Webostad, Registration No.35,406,

Patent Counsel,

Micron Technology, Inc.

Mail Stop 525

P. O. Box 6

Boise, ID 83706-9632

(208) 368-4792

4,707,811	11/17/87	Takemae et al.
4,649,522	3/10/87	Kirsch
4,603,403	7/29/86	Toda
4,567,579	1/28/86	Patel et al.
4,484,308	11/20/84	Lewandowski et al.
4,875,192	10/17/89	Matsumoto
4,685,089	8/4/87	Patel et al.
4,562,555	12/31/85	Ouchi et al.
4,575,825	3/11/86	Ozaki et al.
4,788,667	11/29/88	Nakano
5,392,239	2/21/95	Margulis et al.
5,379,261	1/3/95	Jones, Jr.
5,126,975	6/30/92	Handy et al.
5,331,593	7/94	Merritt
5,331,471	5/90	Matsumoto
5,526,320	6/11/96	Zagar et al.
5,268,865	12/93	Takasugi
5,319,759	6/94	Chan
5,327,390	7/94	Takasugi
5,426,606	6/95	Takai
5,369,622	11/94	McLaury

Other References

Samsung Electronics, "Samsung Synchronous DRAM", March 1993, pgs. 1-16

Oki Electric Ind. Co., Ltd., "Burst DRAM Function & Pinout", 2nd presentation, Item #619, September, 1994

Toshiba America Electronic Components, Inc., "Application Specific DRAM, 1994", Pgs. C-178, C-260, C218

Micron Semiconductor, Inc., "Synchronous DRAM 2 MEG x 8 SDRAM", Pgs. 2-43 through 2-83

Toshiba America Electronic Components, Inc., "4M DRAM 1991", Pgs. A-137 - A-159

Micron Semiconductor, Inc., "1994 DRAM Data Book", pgs. 2-1 to 2-6

Mosel-Vitelic V53C8257H DRAM Specification Sheet, 20 pgs.

Toshiba Corp., "Integrated Circuit Technical Data-262,144 Words x 8 Bits Multiport DRAM", TC52826TS/Z/FT/TR-1, TEN. Rev. 2.1

Micron Technology, Inc., "Burst EDO DRAM Information", pgs. 1-126, Rev. 9/95

Micron Semiconductor, Inc., "Synchronous DRAM 4 Meg x 4 SDRAM", Pgs. 2-1 to 2-2 Micron Technology, Inc., "1996 DRAM Data Book", Pgs. 1-1 to 1-52, and 4-1 to 4-42

Micron Technology, Inc., "1995 DRAM Data Book", Pgs. 3-1 to 3-37

"Hyper Page Mode DRAM", 8029 Electronic Engineering, 66, No. 813, Woolwich, London, GB, pp.